Chip Design for Submicron VLSI: CMOS Layout and Simulation

Condition - Very Good
The item shows wear from consistent use, but it remains in good condition and functions properly. Item may arrive with damaged packaging or be repackaged. It may be marked, have identifying markings on it, or have minor cosmetic damage. It may also be missing some parts/accessories or bundled items.

Chip Design for Submicron VLSI: CMOS Layout and Simulation (Hardback) - Common
Country USA
Manufacturer Nelson Engineering
Binding Hardcover
UPCs 884212344530
EANs 0884212344530
ReleaseDate 0000-00-00

Chip Design for Submicron VLSI: CMOS Layout and Simulation (Hardback) - Common